

1 Fabrication of p<sup>+</sup>-Si/p-diamond heterojunction diodes and effects of thermal annealing on their  
2 electrical properties

3 Yota Uehigashi<sup>a</sup>, Shinya Ohmagari<sup>b,c</sup>, Hitoshi Umezawa<sup>c</sup>, Hideaki Yamada<sup>c</sup>, Jianbo Liang<sup>a</sup>, and  
4 Naoteru Shigekawa<sup>a\*</sup>

5 <sup>a</sup>*Graduate School of Engineering, Osaka City University, 3-3-138 Sugimoto, Sumiyoshi, Osaka 558-*  
6 *8585, Japan*

7 <sup>b</sup>*Sensing Material Research Team, Sensing System Research Center, National Institute of Advanced*  
8 *Industrial Science and Technology, 807-1 Shukumachi, Tosu, Saga 841-0052, Japan*

9 <sup>c</sup>*Diamond Wafer Team, Advanced Power Electronics Research Center, National Institute of*  
10 *Advanced Industrial Science and Technology, 1-8-31 Midorigaoka, Ikeda, Osaka 563-8577, Japan*

11 \*E-mail: shigekawa@osaka-cu.ac.jp

12  
13 Keywords: diamond, surface activated bonding, heterojunction diodes, electrical properties

14  
15 We fabricate p<sup>+</sup>-Si/p-diamond heterojunction diodes by using surface-activated bonding and  
16 examine the electrical properties of Si/diamond interfaces by measuring current-voltage and current-  
17 voltage-temperature characteristics. We find that the electrical properties of heterojunction diodes are  
18 improved by post-bonding annealing at temperatures up to 873 K in terms of the ideality factor and  
19 reverse-bias current. Additionally, fabricated diodes also reveal thermal stability similar to that of  
20 Cu/diamond Schottky diodes. The barrier height at Si/diamond bonding interfaces annealed at 873 K  
21 is estimated to be 0.55 and 0.66 eV by analyzing the relationship between the saturation current  
22 density and temperature and the reverse-bias characteristics at room temperature, respectively. These

1 values are close to that obtained by assuming that no offset is formed in the vacuum level across the

2 Si/diamond bonding interfaces (0.36 eV).

3

4

## 1 **1. Introduction**

2 Among ultra-wide bandgap (UWBG) semiconductors such as AlN, diamond, and Ga<sub>2</sub>O<sub>3</sub>, diamond  
3 is the most promising material for the fabricating of high power, high temperature [1], and high  
4 radiation resistant semiconductor devices [2] because of its UWBG (5.5 eV), high breakdown field  
5 (>10 MV/cm), high bulk carrier mobility (3800 and 4500 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> for holes and electrons,  
6 respectively) [3,4], and high displacement energy (43 eV/atom) [5]. Diamond Schottky diodes with  
7 a low switching loss [6] and a high breakdown voltage [7–9] were demonstrated. Characteristics of  
8 diodes using sputter-deposited Si:W alloy as Schottky contacts at temperatures up to 1273K were  
9 previously reported [10,11]. However, characteristics of diodes using Si:W alloy, Cu, Ag and Al as  
10 Schottky contacts reportedly degraded by annealing at 1073, 1023, 923 and 723 K [12–14],  
11 respectively. This means that the potential of diamond has not yet been fully exploited in the present  
12 Schottky diode configuration. More excellent performances of diamond-based electron devices could  
13 be achieved by replacing Schottky contact metals with semiconductors. Boron(B)-doped Si and  
14 natural single crystalline diamond (nSCD) were previously bonded by a stamp-assisted transfer  
15 printing method and annealed for 40 min at 1073 K under nitrogen ambient [15]. Then, B atoms were  
16 reportedly diffused in nSCD so that heavily B-doped nSCD was achieved. Using the same approach,  
17 pi diodes, whose intrinsic parts were made of p-type doped diamond/intrinsic diamond junctions, with  
18 Si/diamond junctions as ohmic contacts (anodes) were fabricated and their characteristics were

1 demonstrated.

2 Using surface activated bonding (SAB), in which the sample surfaces are activated by Ar fast atom  
3 beams (FAB) in a high vacuum prior to bonding in low temperatures [16–18], we previously  
4 fabricated Si/diamond, Cu/diamond, GaAs/diamond, and GaN/diamond heterojunctions [19-22]. We  
5 also examined effects of post-bonding annealing on their nanostructural properties. Note that single-  
6 crystal semiconductor materials were bonded to diamond using SAB. We also demonstrated the  
7 stability of Si/diamond bonding interfaces against annealing at 1273 K [19].

8 In this work, we fabricated p<sup>+</sup>-Si/p-diamond heterojunction diodes using SAB and examined the  
9 electrical properties of Si/diamond interfaces in detail. The condition for surface activation was like  
10 those in literatures [23,24]. Note that p<sup>+</sup>-Si and p-diamond played a role of cathode and anode,  
11 respectively. The current-voltage (*I-V*) and temperature-dependent *I-V* characteristics of  
12 heterojunction diodes were measured before and after annealing and effects of post-bonding  
13 annealing were investigated. We also compared the electric properties of p<sup>+</sup>-Si/p-diamond  
14 heterojunction diodes with those of previous reported Cu/p-diamond SBDs, which have high thermal  
15 stability among diamond Schottky diodes [13].

16

## 17 **2. Experimental**

18 A 25 μm lightly B-doped drift layer was epitaxially grown on a heavily ( $\sim 10^{20}$  cm<sup>-3</sup>) B-doped (100)

1 diamond substrate. The doping concentration in the drift layer was nominally  $4 \times 10^{16} \text{ cm}^{-3}$ . We also  
2 prepared a silicon-on-insulator (SOI) substrate that was composed of a  $2.5 \text{ }\mu\text{m}$  heavily ( $\sim 10^{19} \text{ cm}^{-3}$ )  
3 B-doped device layer, a  $1 \text{ }\mu\text{m}$   $\text{SiO}_2$  layer, and a Si (100) substrate. The surface of diamond drift layer  
4 was mechanically polished. The thickness of drift layer was estimated to be  $21 \text{ }\mu\text{m}$  after polishing.  
5 The averaged roughness (Ra) of diamond and Si surfaces were measured to be  $1.0$  and  $0.1 \text{ nm}$ ,  
6 respectively, by an atomic force microscope. Then the device layer of SOI substrate was bonded to  
7 the drift layer of diamond using SAB and Si substrate was removed by grinding and wet etching. By  
8 subsequently removing the  $\text{SiO}_2$  layer a  $\text{p}^+\text{-Si/p-diamond}$  heterojunction was prepared. We made  $\text{p}^+\text{-}$   
9 Si mesas by wet etching and formed contacts on the backside of diamond substrate and the surface of  
10 Si mesas by evaporating Ti/Au and Al/Ni/Au multilayers, respectively so that  $\text{p}^+\text{-Si/p-diamond}$   
11 heterojunction diodes were fabricated. The schematic process sequence and an optical microscope  
12 image of fabricated diodes are shown in Figs.1 and 2, respectively. We performed the sequential post-  
13 process annealing of fabricated diodes at  $703 \text{ K}$  for  $30 \text{ min}$  in the first step, at  $873 \text{ K}$  for  $30 \text{ min}$ . in  
14 the second step, and at  $1073 \text{ K}$  for  $5 \text{ min}$ . at the last step. The post-process annealing was performed  
15 in vacuum. The  $I$ - $V$  characteristics at room temperature were measured for diodes before the post-  
16 process annealing and after each annealing step. The  $I$ - $V$  characteristics at temperatures between  $293$   
17 K and  $473 \text{ K}$  (the temperature-dependent  $I$ - $V$  characteristics) were also measured for diodes annealed  
18 at  $703 \text{ K}$  and those annealed at  $873 \text{ K}$ . A source measure unit (Agilent B2902A) was used in measuring

1 the  $I$ - $V$  and temperature-dependent  $I$ - $V$  characteristics.

2

3

### 4 **3. Result**

5 The  $I$ - $V$  characteristics measured at room temperature for diodes without annealing, annealed at 703  
6 K, and at 873 K are shown in Fig. 3(a). The lower limit of current measurement ( $10^{-9}$  A, which  
7 corresponds to  $2 \times 10^{-3}$  mA/cm<sup>2</sup>) is depicted by a dashed line. The respective curves revealed marked  
8 asymmetric properties, which are typical for diodes. The ideality factor for each  $I$ - $V$  curve was  
9 extracted from its steepest part between -1.7 and -0.1 V. The ideality factor was estimated to be 2.62,  
10 1.85, 1.25 and 1.3 for the unannealed diodes and the diodes annealed at 723, 873 and 1073 K,  
11 respectively. By annealing at 723 or 873 K, the magnitude of the current at 3 V decreased significantly  
12 from 1.12 to  $2 \times 10^{-3}$ - $3 \times 10^{-3}$  mA/cm<sup>2</sup>. It increased to 7.57 mA/cm<sup>2</sup> by annealing the diodes at 1073  
13 K. The turn on voltage, which was defined as the forward-bias voltage for the current of 100 mA/cm<sup>2</sup>,  
14 decreased from 1.75 to 1.15 V by annealing the diodes at 873 K. It drastically decreased to 0.46 V by  
15 annealing the diodes at 1073 K. The ratio of current at -3 V to that at +3 V, the rectification factor,  
16 increased from  $10^4$  to  $10^7$  by annealing at 703 or 873 K. It decreased to  $10^3$  by annealing at 1073 K.  
17 These parameter values for the respective annealing conditions are summarized in Table I. Reported  
18 characteristics of Cu/p-diamond Schottky diodes after annealing at 923, 973 and 1023 K also shown

1 for comparison [13].

2 The current was almost proportional to the bias voltage between -1.4 and 0 V in the unannealed  
3 heterojunction diodes, which indicated that the shunt path conduction was dominant in this bias  
4 voltage range. The shunt path conduction vanished by annealing diodes at 703 K. A hump was  
5 observed around -1.4 V after annealing at 873 K, which suggested that Si/diamond interfaces were  
6 separated into two areas with different barrier heights, as reported for Au/diamond Schottky diodes  
7 after 870 K annealing [25]. The electric properties of diodes were deteriorated after annealing at 1073  
8 K, which suggested B atoms of Si layer were diffused in diamond drift layer, as reported for B-  
9 doped/Si nSCD heterojunctions after 1073 K annealing [15].

10 Figures 3(b) and 3(c) show the temperature-dependent  $I$ - $V$  characteristics of diodes annealed at 703  
11 and 873 K, respectively. It is notable that the diodes characteristics were clearly observed even at the  
12 highest temperature (473 K). The turn on voltage was decreased as the ambient temperature increased.  
13 In contrast, no marked increase was observed in the reverse-bias current when the ambient  
14 temperature changed. We obtained the saturation current density  $J_s$  by extrapolating the steepest part  
15 in each  $I$ - $V$  curve for the forward bias voltages to 0 V. Figure 4 shows relationships between  $J_s$  and  
16  $1/k_B T$  where  $k_B$  is the Boltzmann constant.  $J_s$  indicate electric characteristics of p<sup>+</sup>-Si/p-diamond  
17 interface. Thus,  $J_s$  can be characterized by using the thermionic emission (TE) model in contrast to  
18 previous reports of pi diodes [15].  $J_s$  corresponding to the TE model is explained by

$$J_s = A^* T^2 \exp\left(-\frac{qV_{bn}}{k_B T}\right) \quad (1)$$

Here,  $A^*$ ,  $T$ ,  $q$  and  $qV_{bn}$  are the Richardson constant, the ambient temperature, the elementary charge and the barrier height. Then we fitted the relationship between  $\ln(J_s/T^2)$  and  $1/kT$  to a straight line and, estimated the barrier height to be 0.85 and 0.55 eV for Si/diamond interfaces annealed at 703 and 873 K, respectively. Additionally, we estimated  $A^*$  to be  $9 \times 10^{-7}$ ,  $4.1 \times 10^{-6}$   $\text{mAcm}^{-2}\text{K}^{-2}$  for Si/diamond interfaces annealed at 703 and 873 K, respectively. These values are more than 10 orders of magnitude smaller than the theoretical value ( $90000 \text{ mAcm}^{-2}\text{K}^{-2}$ ). It was previously reported that the measured Richardson constant for diamond Schottky diodes was more than 3-10 orders of magnitude smaller than the theoretical value [26–28]. Such a large separation between the measurements and theory was explained by the scheme that a smaller fraction of the area of Schottky contacts was active at lower bias voltages based on characterization using a conductive AFM [26]. The small  $A^*$  obtained in the present work might be explained using a similar scheme since the separation between the measurements and theory is in the same order as that for diamond Schottky diodes.

Figure 5 shows the reverse  $I$ - $V$  characteristics of diodes annealed at 873 K. As expected, the reverse current increased with increasing reverse-biased voltage and the current density reached to 60  $\text{mA/cm}^2$  at 200 V. The breakdown characteristics were not observed.



## 1 **4. Discussion**

2 We previously reported that the Ar FAB irradiation of surfaces led to the formation of an amorphous-  
3 like layers at the bonding interfaces of diamond-based heterojunctions [29–31]. The thickness of the  
4 amorphous like layer decreased by annealing the junctions [29,30]. We also reported that the post-  
5 bonding annealing played a role of lowering potential barrier height and improving the conductive  
6 properties in isotype Si/Si, GaAs/GaAs, and Si/SiC junctions fabricated using SAB [24, 32, 33–].  
7 Such a change in electrical properties of these junctions was attributed to the decrease of the density  
8 of interface states that were likely to be formed during the surface activation process. The observed  
9 improvement of the ideality factor, the reverse-bias current and barrier height by annealing,  
10 consequently, suggests that the effects of the interface states became small by annealing p<sup>+</sup>-Si/p-  
11 diamond heterojunction diodes. Occurrence of two different barrier heights in the diodes annealed at  
12 873 K [Fig. 3(a)] may be attributable to the possible inhomogeneity of the interface state charges.  
13 Contributions of the mechanical stress at interfaces and the thickness or composition of intermediate  
14 layers formed during the post bonding annealing [19], all of which could be inhomogeneous, should  
15 be investigated.

16 The observed rectification factor of Si/diamond heterojunction diodes after annealing at 873 K for  
17 30 min are more than two orders of magnitude better than that of Cu/diamond Schottky diodes  
18 annealed at 923 K (Table I) [13]. Cu/diamond Schottky diodes have thermal stability approximately

1 equivalent to that of Si:W/diamond Schottky diodes [12]. The stability of parameters observed for  
2 Si/diamond diodes is in good contrast with previous reports of Al/diamond Schottky diodes, which  
3 showed degradation of reverse leakage currents after annealing at 723 K [14].

4 The reverse electric field at the Si/diamond interface  $E$  is expressed as

$$5 \quad E = \sqrt{\frac{2qN_A}{\varepsilon_{\text{dia}}\varepsilon_0} \left( V + V_{\text{bi}} - \frac{k_B T}{q} \right)}. \quad (2)$$

6 In this expression,  $\varepsilon_0$  and  $\varepsilon_{\text{dia}}$  are the permittivity of vacuum and the dielectric constant of diamond,  
7  $N_A$  is the acceptor concentration,  $V_{\text{bi}}$  is the built-in potential and  $V$  is the applied voltage. We use  $\varepsilon_{\text{dia}}$   
8 of 5.7 in literature [34]. We assume that  $N_A$  is  $4 \times 10^{16} \text{ cm}^{-3}$ , or the nominal concentration of doped B  
9 atoms, and  $V_{\text{bi}}$  is 0.39 V based on the analysis of  $J_S$ - $T$  relationship of 873 K annealed diodes. Using  
10 Eq. 2,  $E$  is estimated to be 2.3 MV/cm at  $V=200$  V, the highest bias voltage in the reverse  $I$ - $V$   
11 characteristics shown in Fig. 5. It was reported that the breakdown characteristics occurred at 1.9  
12 MV/cm for the Mo/p-diamond Schottky diodes using epitaxial substrates fabricated in same condition  
13 with this work [8]. The obtained results indicate that p<sup>+</sup>-Si/p-diamond heterojunction diodes have  
14 excellent electrical stability.

15 We applied the thermionic field emission model with barrier-lowering effects considered (TFE+BL  
16 model) for analyzing the reverse-bias characteristics of heterojunction diodes as was done for  
17 diamond Schottky diodes [28,35,36]. The reverse leakage current in this model is expressed as

$$J_{\text{TFE+BL}} = \frac{A^* T q \hbar E}{k_B} \sqrt{\frac{\pi}{2m^* k_B T}} \exp \left[ -\frac{q}{k_B T} \left( V_{\text{bn}} - \left( \frac{qE}{4\pi\epsilon_{\text{dia}}\epsilon_0} \right)^{\frac{1}{2}} - \frac{q(\hbar E)^2}{24m^*(k_B T)^2} \right) \right]. \quad (3)$$

Here,  $\hbar$  and  $m^*$  are the Dirac's constant and the effective mass of the carrier. We assume that  $m^*$  is 0.908  $m_0$  [37] where  $m_0$  is the electron rest mass. The barrier height is estimated to be 0.66 eV by using the the least squares method.  $J_{\text{TFE+BL}}$  curve calculated using the above equation for  $qV_{\text{bn}}$  of 0.66 eV are shown by dashed lines in Fig. 5.

We assume that no offset is formed in the vacuum level across  $p^+$ -Si/ $p$ -diamond bonding interface. On this assumption, the barrier height for  $p^+$ -Si/ $p$ -diamond heterojunction diodes  $qV_B$  is expressed as

$$qV_B = E_{g,\text{dia}} - E_{g,\text{Si}} - q\chi_{\text{Si}} + q\chi_{\text{dia}} + \delta_{p,\text{Si}} \approx E_{g,\text{dia}} - E_{g,\text{Si}} - q\chi_{\text{Si}} + q\chi_{\text{dia}}. \quad (4)$$

In this expression,  $E_{g,\text{Si}}$  ( $E_{g,\text{dia}}$ ) is the bandgap of Si(diamond),  $q\chi_{\text{Si}}$  ( $q\chi_{\text{dia}}$ ) is the electron affinity of Si(diamond) and  $\delta_{p,\text{Si}}$  ( $\approx 0$  eV) is the difference between the Fermi level and the valence band maximum in  $p^+$ -Si, respectively. Given that reported  $q\chi_{\text{dia}}$  values are largely scattered [38–41], we assume that  $q\chi_{\text{dia}} = 0$  eV [38]. Using  $E_{g,\text{dia}} = 5.5$  eV,  $E_{g,\text{Si}} = 1.12$  eV, and  $q\chi_{\text{Si}} = 4.05$  eV in literature [3], we find that  $qV_B = 0.36$  eV, which is close to the barrier height for 873 K annealed diodes estimated by analyzing the relationship between  $J_s$  and  $T$  using TE model (0.55 eV) and the reverse-bias characteristics using TFE+BL model (0.66 eV). The obtained energy-band diagram of  $p^+$ -Si/ $p$ -diamond interface at zero-bias voltage and at 300 K is shown in Fig. 6.

## 5. Conclusion

1 In summary, we successfully fabricated p<sup>+</sup>-Si/p-diamond heterojunction diodes using the SAB and  
2 demonstrated their diode characteristics. We found that the ideality factor was improved, the reverse-  
3 bias current was decreased, and the barrier height at Si/diamond bonding interfaces was lowered by  
4 means of the post-bonding annealing, which suggested that the effects of interface states that were  
5 formed during the surface activation process were decreased. The rectification factor observed after  
6 annealing at 873 K was more than two orders of magnitude better than that of Cu/diamond Schottky  
7 diodes annealed at similar temperatures, which showed a high thermal stability of Si/diamond  
8 heterojunction diodes. The reverse  $I$ - $V$  characteristics of p<sup>+</sup>-Si/p-diamond heterojunction diodes  
9 annealed at 873 K agreed with a theoretical calculation based on the TFE model with the barrier  
10 lowering effects considered. The barrier height at Si/diamond bonding interfaces annealed at 873 K  
11 was estimated to be 0.55 and 0.66 eV by analyzing the relationship between  $J_s$  and  $T$  and the reverse-  
12 bias characteristics at room temperature, respectively. These values were close to that obtained by  
13 assuming that no offset was formed in the vacuum level across the Si/diamond bonding interfaces  
14 (0.36 eV). These results imply that heterojunction diodes using direct wafer bonding play a crucial  
15 role for promoting the development of diamond devices.

16

## 17 **Acknowledgements**

18 This work was supported in part by JSPS KAKENHI Grant No. 20K04581.


1

2 **Table I.** The reverse-bias current, turn-on voltage, ideality factor, and resistance of p<sup>+</sup>-Si/p-diamond  
 3 heterojunction diodes and Cu/diamond Schottky diodes [13].

	Annealing temperature	Ideality factor	Reverse-bias Current (mA/cm <sup>2</sup> )	Turn-on voltage (V)	Rectifying factor
p <sup>+</sup> -Si/p-diamond heterojunction diodes	Without annealing	2.62	1.12	1.75	10 <sup>4</sup>
	703 K	1.85	2×10 <sup>-3</sup> -3×10 <sup>-3</sup>	1.65	10 <sup>7</sup>
	873 K	1.25	2×10 <sup>-3</sup> -3×10 <sup>-3</sup>	1.15	10 <sup>7</sup>
	1073 K	1.3	7.57	0.46	10 <sup>3</sup>
Cu/p-diamond Schottky diodes [13]	923 K	1.3	5×10 <sup>-3</sup> -3×10 <sup>-2</sup>	1.2-1.3	10 <sup>5</sup>
	973 K	1.3	5×10 <sup>-3</sup> -3×10 <sup>-2</sup>	0.9-1.0	10 <sup>5</sup>
	1023 K	2.1	3	0.7-0.8	10 <sup>3</sup>

4

5



Bonding substrate


Bonding by SAB

Removing the SiO<sub>2</sub> layer and the Si substrate

Forming the Si mesa and evaporating the metal multilayers

1  
2  
3  
4  
5

**Figure 1.** The schematic flow of the process for fabricating diamond/Si heterojunction diodes.






1

2 **Figure 2.** An optical microscope image of diamond /Si heterojunction diodes.

3

4

5




1 **Figure 3.** (a) Room-temperature  $I$ - $V$  characteristics of  $p^+$ -Si/ $p$ -diamond heterojunction diodes without  
 2 being annealed, and annealed at 703, 873, and 1073 K. (b) and (c) The temperature-dependent  $I$ - $V$




1 characteristics of p<sup>+</sup>-Si/p-diamond heterojunction diodes annealed at (b) 703 and (c) 873 K.

2  
3  
4  
5



6  
7 **Figure 4.** Relationships between  $\ln(J_s/T^2)$  and  $1/kT$ .

8  
9  
10  
11  
12




1

2 **Figure 5.** The reverse  $I$ - $V$  characteristics of  $p^+$ -Si/ $p$ -diamond heterojunction diodes annealed at 873

3 K.

4

5



1 **Figure 6.** Schematic energy-band diagram of p<sup>+</sup>-Si/p-diamond heterojunction diodes.

2

3

1   References

- 2   [1]   H. Umezawa, M. Nagase, Y. Kato, S.I. Shikata, Diamond vertical Schottky barrier diode  
3       with Al<sub>2</sub>O<sub>3</sub> field plate, Mater. Sci. Forum. 717–720 (2012) 1319–1321.  
4       <https://doi.org/10.4028/www.scientific.net/MSF.717-720.1319>.
- 5   [2]   H. Umezawa, S. Ohmagari, Y. Mokuno, J.H. Kaneko, Characterization of X-ray radiation  
6       hardness of diamond Schottky barrier diode and metal-semiconductor field-effect transistor,  
7       Proc. Int. Symp. Power Semicond. Devices ICs. (2017) 379–382.  
8       <https://doi.org/10.23919/ISPSD.2017.7988983>.
- 9   [3]   J. Isberg, J. Hammersberg, E. Johansson, T. Wikström, D.J. Twitchen, A.J. Whitehead, S.E.  
10      Coe, G.A. Scarsbrook, High carrier mobility in single-crystal plasma-deposited diamond,  
11      Science 297 (2002) 1670–1672. <https://doi.org/10.1126/science.1074374>.
- 12   [4]   B.J. Baliga, Power Semiconductor Device Figure of Merit for High-Frequency Applications,  
13      IEEE Electron Device Lett. 10 (1989) 455–457. <https://doi.org/10.1109/55.43098>.
- 14   [5]   H. Pernegger, High mobility diamonds and particle detectors, Phys. Status Solidi Appl.  
15      Mater. Sci. 203 (2006) 3299–3314. <https://doi.org/10.1002/pssa.200671404>.
- 16   [6]   T. Funaki, M. Hirano, H. Umezawa, S. Shikata, High temperature switching operation of a  
17      power diamond Schottky barrier diode, IEICE Electron. Express. 9 (2012) 1835–1841.  
18      <https://doi.org/10.1587/elex.9.1835>.

- 1 [7] S. Ohmagari, H. Yamada, N. Tsubouchi, H. Umezawa, A. Chayahara, A. Seki, F. Kawaii, H.  
2 Saitoh, Y. Mokuno, Schottky barrier diodes fabricated on diamond mosaic wafers:  
3 Dislocation reduction to mitigate the effect of coalescence boundaries, *Appl. Phys. Lett.* 114  
4 (2019). <https://doi.org/10.1063/1.5085364>.
- 5 [8] A. Kobayashi, S. Ohmagari, H. Umezawa, D. Takeuchi, T. Saito, Suppression of killer  
6 defects in diamond vertical-type Schottky barrier diodes, *Jpn. J. Appl. Phys.* 59 (2020).  
7 <https://doi.org/10.7567/1347-4065/ab65b1>.
- 8 [9] P.N. Volpe, P. Muret, J. Pernot, F. Omns, T. Teraji, Y. Koide, F. Jomard, D. Planson, P.  
9 Brosselard, N. Dheilily, B. Vergne, S. Scharnholz, Extreme dielectric strength in boron doped  
10 homoepitaxial diamond, *Appl. Phys. Lett.* 97 (2010) 1–4. <https://doi.org/10.1063/1.3520140>.
- 11 [10] A. Vescan, I. Daumiller, P. Gluche, W. Ebert, E. Kohn, Very high temperature operation of  
12 diamond Schottky diode, *IEEE Electron Device Lett.* 18 (1997) 556–558.  
13 <https://doi.org/10.1109/55.641444>.
- 14 [11] M. Kubovic, H. El-Hajj, J.E. Butler, E. Kohn, Diamond merged diode, *Diam. Relat. Mater.*  
15 16 (2007) 1033–1037. <https://doi.org/10.1016/j.diamond.2006.12.060>.
- 16 [12] A. Vescan, I. Daumiller, P. Gluche, W. Ebert, E. Kohn, High temperature, high voltage  
17 operation of diamond Schottky diode, *Diam. Relat. Mater.* 7 (1998) 581–584.  
18 [https://doi.org/10.1016/s0925-9635\(97\)00200-8](https://doi.org/10.1016/s0925-9635(97)00200-8).

- 1 [13] K. Ueda, K. Kawamoto, H. Asano, High-temperature characteristics and stability of  
2 Cu/diamond Schottky diodes, *Jpn. J. Appl. Phys.* 53 (2014) 04EP05.  
3 <https://doi.org/10.7567/JJAP.53.04EP05>.
- 4 [14] S. Koné, G. Civrac, H. Schneider, K. Isoird, R. Issaoui, J. Achard, A. Gicquel, CVD diamond  
5 Schottky barrier diode, carrying out and characterization, *Diam. Relat. Mater.* 19 (2010)  
6 792–795. <https://doi.org/10.1016/j.diamond.2010.01.036>.
- 7 [15] J.-H. Seo, H. Wu, S. Mikael, H. Mi, J.P. Blanchard, G. Venkataramanan, W. Zhou, S. Gong,  
8 D. Morgan, Z. Ma, Thermal diffusion boron doping of single-crystal natural diamond, *J.*  
9 *Appl. Phys.* 119 (2016) 205703. <https://doi.org/10.1063/1.4949327>.
- 10 [16] T. Suga, Y. Takahashi, H. Takagi, B. Gibbesch, G. Elssner, Structure of AlAl and AlSi<sub>3</sub>N<sub>4</sub>  
11 interfaces bonded at room temperature by means of the surface activation method, *Acta*  
12 *Metall. Mater.* 40 (1992) S133–S137. [https://doi.org/10.1016/0956-7151\(92\)90272-G](https://doi.org/10.1016/0956-7151(92)90272-G).
- 13 [17] M.M.R. Howlader, T. Watanabe, T. Suga, Investigation of the bonding strength and interface  
14 current of p-Si/n-GaAs wafers bonded by surface activated bonding at room temperature, *J.*  
15 *Vac. Sci. Technol. B Microelectron. Nanom. Struct.* 19 (2001) 2114.  
16 <https://doi.org/10.1116/1.1414115>.
- 17 [18] M.M.R. Howlader, T. Watanabe, T. Suga, Characterization of the bonding strength and  
18 interface current of p-Si/n-InP wafers bonded by surface activated bonding method at room

- 1 temperature, *J. Appl. Phys.* 91 (2002) 3062–3066. <https://doi.org/10.1063/1.1430883>.
- 2 [19] J. Liang, S. Masuya, S. Kim, T. Oishi, M. Kasu, N. Shigekawa, Stability of diamond/Si  
3 bonding interface during device fabrication process, *Appl. Phys. Express.* 12 (2019) 16501.  
4 <https://doi.org/10.7567/1882-0786/aaeedd>.
- 5 [20] S. Kanda, Y. Shimizu, Y. Ohno, K. Shirasaki, Y. Nagai, M. Kasu, N. Shigekawa, J. Liang,  
6 Fabrication of diamond/Cu direct bonding interface for power device applications, *Jpn. J.*  
7 *Appl. Phys.* 59 (2020) SB3B03. <https://doi.org/10.7567/1347-4065/ab4f19>.
- 8 [21] J. Liang, Y. Nakamura, T. Zhan, Y. Ohno, Y. Shimizu, K. Katayama, T. Watanabe, H.  
9 Yoshida, Y. Nagai, H. Wang, M. Kasu, N. Shigekawa, Fabrication of high-quality  
10 GaAs/diamond heterointerface for thermal management applications, *Diam. Relat. Mater.*  
11 111 (2021) 108207. <https://doi.org/10.1016/j.diamond.2020.108207>.
- 12 [22] J. Liang, A. Kobayashi, Y. Shimizu, Y. Ohno, S.-W. Kim, K. Koyama, M. Kasu, Y. Nagai,  
13 N. Shigekawa, Fabrication of GaN/Diamond Heterointerface and Interfacial Chemical  
14 Bonding State for Highly Efficient Device Design, *Adv. Mater.* (2021) 2104564.  
15 <https://doi.org/10.1002/adma.202104564>.
- 16 [23] J. Liang, T. Miyazaki, M. Morimoto, S. Nishida, N. Shigekawa, Electrical properties of Si/Si  
17 interfaces by using surface-activated bonding, *J. Appl. Phys.* 114 (2013) 183703.  
18 <https://doi.org/10.1063/1.4829676>.

- 1 [24] M. Morimoto, J. Liang, S. Nishida, N. Shigekawa, Effects of annealing on electrical  
2 properties of Si/Si junctions by surface-activated bonding, *Jpn. J. Appl. Phys.* 54 (2015)  
3 030212. <https://doi.org/10.7567/JJAP.54.030212>.
- 4 [25] T. Teraji, Y. Koide, T. Ito, High-temperature stability of Au/p-type diamond Schottky diode,  
5 *Phys. Status Solidi - Rapid Res. Lett.* 3 (2009) 211–213.  
6 <https://doi.org/10.1002/pssr.200903151>.
- 7 [26] M. Malakoutian, M. Benipal, F.A. Koeck, R.J. Nemanich, S. Chowdhury, Schottky Barrier  
8 Height Analysis of Diamond SPIND Using High Temperature Operation up to 873 K, *IEEE*  
9 *J. Electron Devices Soc.* 8 (2020) 614–618. <https://doi.org/10.1109/JEDS.2020.2999269>.
- 10 [27] M. Suzuki, S. Koizumi, M. Katagiri, T. Ono, N. Sakuma, H. Yoshida, T. Sakai, S. Uchikoga,  
11 Electrical characteristics of n-type diamond Schottky diodes and metal/diamond interfaces,  
12 *Phys. Status Solidi.* 203 (2006) 3128–3135. <https://doi.org/10.1002/PSSA.200671124>.
- 13 [28] K. Ueda, K. Kawamoto, H. Asano, High-temperature and high-voltage characteristics of  
14 Cu/diamond Schottky diodes, *Diam. Relat. Mater.* 57 (2015) 28–31.  
15 <https://doi.org/10.1016/J.DIAMOND.2015.03.006>.
- 16 [29] J. Liang, Y. Ohno, Y. Yamashita, Y. Shimizu, S. Kanda, N. Kamiuchi, S. Kim, K. Koji, Y.  
17 Nagai, M. Kasu, N. Shigekawa, Characterization of Nanoscopic Cu/Diamond Interfaces  
18 Prepared by Surface-Activated Bonding: Implications for Thermal Management, *ACS Appl.*



- 1 Nano Mater. 3 (2020) 2455–2462. <https://doi.org/10.1021/ACSANM.9B02558>.
- 2 [30] J. Liang, Y. Zhou, S. Masuya, F. Gucmann, M. Singh, J. Pomeroy, S. Kim, M. Kuball, M.  
3 Kasu, N. Shigekawa, Annealing effect of surface-activated bonded diamond/Si interface,  
4 Diam. Relat. Mater. 93 (2019) 187–192. <https://doi.org/10.1016/j.diamond.2019.02.015>.
- 5 [31] J. Liang, S. Masuya, M. Kasu, N. Shigekawa, Realization of direct bonding of single crystal  
6 diamond and Si substrates, Appl. Phys. Lett. 110 (2017). <https://doi.org/10.1063/1.4978666>.
- 7 [32] L. Chai, J. Liang, N. Shigekawa, Effects of annealing on the electrical characteristics of  
8 GaAs/GaAs junctions by surface-activated bonding, Jpn. J. Appl. Phys. 55 (2016).  
9 <https://doi.org/10.7567/JJAP.55.068002>.
- 10 [33] J. Liang, S. Nishida, M. Arai, N. Shigekawa, Improved electrical properties of n-n and p-n  
11 Si/SiC junctions with thermal annealing treatment, J. Appl. Phys. 120 (2016).  
12 <https://doi.org/10.1063/1.4959072>.
- 13 [34] S.M. Sze, K.K. Ng, Physics of Semiconductor Devices, 2006.  
14 <https://doi.org/10.1002/0470068329>.
- 15 [35] H. Umezawa, T. Saito, N. Tokuda, M. Ogura, S.-G. Ri, H. Yoshikawa, S. Shikata, Leakage  
16 current analysis of diamond Schottky barrier diode, Appl. Phys. Lett. 90 (2007) 073506.  
17 <https://doi.org/10.1063/1.2643374>.
- 18 [36] H. Umezawa, M. Nagase, Y. Kato, S.I. Shikata, High temperature application of diamond

- 1 power device, *Diam. Relat. Mater.* 24 (2012) 201–205.  
2 <https://doi.org/10.1016/J.DIAMOND.2012.01.011>.
- 3 [37] P.N. Volpe, J. Pernot, P. Muret, F. Omnès, High hole mobility in boron doped diamond for  
4 power device applications, *Appl. Phys. Lett.* 94 (2009). <https://doi.org/10.1063/1.3086397>.
- 5 [38] N. Eimori, Y. Mori, A. Hatta, T. Ito, A. Hiraki, Electron affinity of single-crystalline  
6 chemical-vapor-deposited diamond studied by ultraviolet synchrotron radiation, *Jpn. J. Appl.*  
7 *Phys.* 33 (1994) 631–635. <https://doi.org/10.1143/JJAP.33.6312>.
- 8 [39] D. Takeuchi, H. Kato, G.S. Ri, T. Yamada, P.R. Vinod, D. Hwang, C.E. Nebel, H. Okushi, S.  
9 Yamasaki, Direct observation of negative electron affinity in hydrogen-terminated diamond  
10 surfaces, *Appl. Phys. Lett.* 86 (2005) 1–3. <https://doi.org/10.1063/1.1900925>.
- 11 [40] J. van der Weide, Z. Zhang, P.K. Baumann, M.G. Wensell, J. Bernholc, R.J. Nemanich,  
12 Negative-electron-affinity effects on the diamond (100) surface, *Phys. Rev. B.* 50 (1994)  
13 5803. <https://doi.org/10.1103/PhysRevB.50.5803>.
- 14 [41] M.W. Geis, B.B. Pate, J.A. Gregory, Capacitance-Voltage Measurements on Metal-SiO<sub>2</sub>  
15 Diamond Structures Fabricated with (100)- and (1 1 1)-Oriented Substrates, *IEEE Trans.*  
16 *Electron Devices.* 38 (1991) 619–626. <https://doi.org/10.1109/16.75174>.
- 17