

1 **AlGaIn/GaN/3C-SiC on diamond HEMTs with thick nitride layers**
2 **prepared by bonding-first process**

3 Ryo Kagawa¹, Keisuke Kawamura², Yoshiki Sakaida², Sumito Ouchi², Hiroki
4 Uratani², Yasuo Shimizu³, Yutaka Ohno⁴, Yasuyoshi Nagai⁵, Jianbo Liang¹, and
5 Naoteru Shigekawa^{1*}

6 ¹ *Department of Electronic Information Systems, Osaka City University, Sugimoto 3-3-138,*
7 *Sumiyoshi, Osaka 558-8585, Japan*

8 ² *The SiC Division, Air Water Inc.2290-1 Takibe, Toyoshina Azumino, Nagano 399-8204,*
9 *Japan*

10 ³ *National Institute for Materials Science (NIMS),1-2-1, Sengen, Tsukuba, Ibaraki,305-0047,*
11 *Japan*

12 ⁴ *Institute for Materials Research (IMR), Tohoku University, 2-1-1 Katahira, Sendai 980-8577,*
13 *Japan*

14 ⁵ *Institute for Materials Research (IMR), Tohoku University, 2145-2 Narita, Oarai, Ibaraki 311-*
15 *1313, Japan*

16 E-mail: shigekawa@osaka-cu.ac.jp

17

18 We fabricate AlGaIn/GaN high electron mobility transistors (HEMTs) on diamond substrates
19 by transferring 8- μm heterostructures grown on 3C-SiC/Si templates and subsequently
20 applying the conventional device process steps. No exfoliation of 3C-SiC/diamond bonding
21 interfaces is observed during 800 °C annealing, the essential step for forming ohmic contacts
22 on nitrides. The thermal resistance of HEMTs on diamond is 35% of that of HEMTs on Si,
23 which is assumed to be the origin of smaller negative drain conductance in on-diamond
24 HEMTs. The results imply that the bonding-first process is applicable for fabricating low-
25 thermal-resistance HEMTs with thick nitride layers.

26

27

1 Group-III-nitride based electron devices such as GaN HEMTs have been widely applied
2 for high-power and high-frequency/high-speed systems because of their excellent power
3 capability and electron transport properties. RF power amplifiers made of HEMTs with 1–
4 2- μm -thick nitride layers have become popular in wireless networks ¹⁻²). Recently, HEMTs
5 made of thicker ($>4\ \mu\text{m}$) nitride layers have been intensively investigated for power circuit
6 applications ³⁻⁵). However, a rise in the temperature of highly biased devices ⁶⁻⁷), which is
7 marked in HEMTs on sapphire substrates because of their low thermal conductivity, causes
8 degradation of device characteristics, such as negative drain conductance (NDC) ⁸), and
9 brings about negative impacts on their reliability ⁹). These self-heating effects have been
10 reduced by using 4H-SiC substrates for nitride growth⁶).

11 To proceed with the improvement of device characteristics, the possibility of using
12 diamond, with thermal conductivity of up to 2,200 W/mK (in the case of single crystalline
13 (SC) diamond), as a heat spreader has been intensively investigated. Nitride heterostructures
14 have been grown on SC diamond (111) substrates ¹⁰). Alternatively, after host substrates for
15 epitaxial growth had been removed, and thin SiN dielectrics and polycrystalline (PC)
16 diamond have been successively deposited on the exposed bottom surfaces ¹¹⁻¹²). Although
17 this technology is applicable to large-size heterostructures, the low thermal conductivities of
18 SiN dielectrics ¹³) and the PC diamond near bonding interfaces ¹⁴) affect the thermal
19 resistance (R_{TH}) of such HEMTs.

20 To further improve the thermal properties, heterostructures have been transferred onto
21 diamond substrates using wafer bonding technologies such as surface-activated bonding
22 (SAB) ¹⁵). Reported transfer processes include those based on a “device first” concept ¹⁶⁻¹⁸),
23 in which heterostructures were bonded to diamonds after HEMTs had been fabricated, and
24 those based on a “bonding first” concept ¹⁹), in which HEMTs were fabricated after
25 heterostructures had been transferred. In the device-first process, possible unevenness and/or
26 ununiform strain introduced during device fabrication ²⁰) are assumed to bring about
27 difficulties in bonding large-size samples. Samples have been annealed at 700 °C during
28 bonding in the bonding-first process, which limited the thickness of heterostructures to be
29 bonded (typically $< 2\ \mu\text{m}$) ²¹). We have previously fabricated diamond/GaN junctions ²²)
30 using SAB without heating and confirmed their tolerance against 1000 °C annealing.

31 In this work, we transferred AlGaN/GaN heterostructures grown on 3C-SiC/Si (111)
32 templates ²³) onto diamond substrates using SAB ²⁴) and subsequently fabricated GaN
33 HEMTs, i.e., the bonding-first process was applied. The total thickness of the nitride layers
34 of the heterostructures is 8 μm . The electrical properties of HEMTs as well as their surface

1 temperature during operation were investigated and compared with those of HEMTs
2 fabricated on as grown heterostructures.

3 We grew an AlGa_{0.26}N/GaN heterostructure consisting of a 23-nm-thick Al_{0.26}Ga_{0.74}N barrier
4 layer, a 6- μ m-thick GaN layer, and a 2- μ m-thick III-N buffer layer on a (111)-oriented 3C-
5 SiC/Si template by metal organic chemical vapor deposition (CVD). The thickness of the
6 3C-SiC layer was 1 μ m. We temporarily bonded the top surface of the heterostructure to a
7 handle Si substrate and removed the host Si substrate with fluonitric acid. Then, we
8 polished the exposed backside of 3C-SiC layer by chemical mechanical polishing. We
9 deposited a \approx 10-nm Si layer on a bonding surface of a 10-mm-square, 500- μ m-thick single-
10 crystalline CVD-diamond substrate by RF sputtering and fabricated the handle
11 substrate/nitride/3C-SiC/diamond structure using SAB. After the handle Si substrate had
12 been removed with fluonitric acid, we applied the conventional process steps to fabricate the
13 on-diamond HEMTs (Fig. 1): mesa isolation using Ar⁺-ion milling, formation of source and
14 drain contacts by evaporating Ti/Al/Ti/Au layers and annealing at 800 °C for 60 s in N₂
15 ambient, and formation of gate contacts by evaporating Ni/Au layers. Top views of the as-
16 bonded handle substrate/nitride/3C-SiC/diamond junction, the junction after removal of the
17 handle substrate, and HEMTs fabricated on diamond are shown in Figs. 2(a)–(c),
18 respectively. A cross-sectional SEM image of HEMTs fabricated on diamond is shown in
19 Fig. 2(d). These images show that a heterostructure with a total thickness of \approx 9 μ m was
20 successfully bonded to diamond and that all process steps, including the 800 °C annealing,
21 were completed without the occurrence of exfoliation at the bonding interfaces. We also
22 applied the same process steps to a heterostructure as grown on the 3C-SiC/Si template (on-
23 Si HEMTs).

24 We investigated the sheet resistance (R_{sh}), contact resistance (R_c), concentration (N_s), and
25 mobility (μ) of two-dimensional electron gas at the AlGa_{0.26}N/GaN interfaces of HEMTs using
26 the transfer length method (TLM) and capacitance-voltage measurement ²⁵⁾ at room
27 temperature. We estimated R_{sh} , R_c , N_s , and μ of the heterostructures on diamond to be 406
28 Ω /sq, 1.6 Ω -mm, 0.86×10^{13} cm⁻², and 1780 cm²/Vs, respectively. Those of the as-grown
29 heterostructures were found to be 398 Ω /sq, 2.3 Ω -mm, 0.89×10^{13} cm⁻², and 1760 cm²/Vs,
30 respectively. The results are summarized in Table I. It is notable that no marked difference
31 in each parameter was observed between the two heterostructures.

32 The drain current (I_D)-drain bias voltage (V_{DS}) characteristics as well as the transfer
33 characteristics of HEMTs with gate length (L_G) of 5 μ m, source-to-gate and gate-to-drain
34 separations (L_{SG} , L_{GD}) of 5 μ m, and gate width (W_G) of 150 μ m were measured for V_{DS}

1 between 0 and 20 V and gate bias voltage (V_{GS}) varied between -4 and 3 V with a 1-V step.
 2 The characteristics of HEMTs on diamond and on Si are shown in Figs. 3(a) and (b),
 3 respectively. Excellent pinch-off properties were observed for both devices. In the I_D - V_{DS}
 4 curve for $V_{GS} = 3$ V in the HEMT on Si, we observed a peak in I_D (460 mA/mm) at $V_{DS} =$
 5 8.9 V and NDC of -7.5 mS/mm for a higher V_{DS} region. The I_D - V_{DS} curve for the same V_{GS}
 6 in the HEMT on diamond revealed a peak of 570 mA/mm at $V_{DS} = 10.5$ V and NDC of -5.6
 7 mS/mm for a higher V_{DS} , i.e., the magnitude of NDC of the on-diamond HEMT was 75% of
 8 that of the NDC of the on-Si HEMT, while the peak I_D of the on-diamond HEMT was 1.2
 9 times as large as that of the on-Si HEMT. We also confirmed that threshold voltages of on-
 10 diamond and on-Si HEMTs were the same (-3.2 V) and their intrinsic transconductance for
 11 V_{GS} lower than -2.5 V agreed with that estimated based on the long-channel model although
 12 the epi layer of on-diamond HEMTs experienced the transferring process (not shown).

13 The temperature of biased TLM devices and HEMTs were measured by using micro-
 14 photoluminescence (μ -PL) and micro-Raman (μ -Raman) spectroscopies. During
 15 measurements, the dies were mounted on a Cu block. The temperature of its bottom was
 16 fixed at 300 K using a water-cooling system. In the μ -PL measurement, a 325-nm He-Cd
 17 laser was focused on the surface of the HEMTs. The relationship between the peak energies
 18 of PL spectra and ambient temperatures measured for unbiased devices, which was fit to a
 19 Varshni equation²⁶⁻²⁷⁾, was used as a calibration curve. In the μ -Raman spectroscopy, the
 20 Stokes/anti-Stokes ratio measured for the GaN E2(high) band measured using a 488-nm laser
 21 was used for estimating temperatures. Results of measurements were compared with those
 22 of analysis by the finite element method (FEM), in which we adjusted the thermal
 23 conductivity (κ) of the III-N buffer layer to reproduce the measurement results. we referred
 24 to κ of other materials in the literature²⁸⁾.

25 Relationships between the power dissipation (P_{diss}) in 8- μ m-long and 220- μ m-wide biased
 26 TLM devices on diamond and on Si and temperatures at the center of their channels are
 27 shown in Fig. 4. The temperature based on the μ -PL measurement was higher than that based
 28 on the μ -Raman measurement for the same power dissipation. In this figure, we also show
 29 their calculated surface temperature and that averaged along the vertical direction in the GaN
 30 channels, which were obtained by setting κ of the III-N buffer layer to 30 W/mK. We found
 31 that for each TLM device the calculated surface temperature and the average temperature
 32 agreed with the results of the μ -PL and the μ -Raman measurements, respectively. This means
 33 that the penetration depths of lights with wavelengths of 325 and 488 nm into GaN, which
 34 are ≈ 70 nm and $50 \mu\text{m}$ ²⁹⁻³⁰⁾, respectively, cause the higher temperatures observed in the μ -

1 PL measurements. The results of the analysis imply that the μ -PL measurement is preferable
 2 for estimating the temperature of active parts of biased HEMTs and hence their R_{TH} . More
 3 importantly, the temperature rise of on-diamond devices was approximately half of that of
 4 on-Si devices.

5 We estimated temperatures in the gap between the source and gate and in the gap between
 6 the gate and drain of biased HEMTs with $L_G = 20 \mu\text{m}$, $L_{SG} = L_{GD} = 10 \mu\text{m}$, and $W_G = 200 \mu\text{m}$
 7 using μ -PL measurements. V_{DS} was varied for a fixed V_{GS} (2 V) in measurements. The spatial
 8 variations of temperatures for on-diamond and on-Si HEMTs for P_{diss} of 2, 4, and 6 W/mm
 9 are compared in Fig. 5(a). The highest temperature was observed at the gate edge in the gap
 10 between the gate and drain for each bias condition. The relationship between the temperature
 11 at this region and P_{diss} is shown in Fig. 5(b). As with the results for TLM devices, lower
 12 temperatures were observed for the on-diamond HEMTs in comparison with those for the
 13 on-Si HEMTs. R_{TH} of the on-diamond HEMTs [8 K/(W/mm)], was $\approx 35\%$ of that of the on-
 14 Si HEMT [26 K/(W/mm)]. In addition, as is shown in Fig. 5(c), relationships between drain
 15 current for each P_{diss} normalized by current at 2 W/mm ($I_D(P_{diss})/I_D(2 \text{ W/mm})$) and the
 16 temperature of gate edge for the two types of HEMTs were close to each other, which implies
 17 that the observed lower R_{TH} of the on-diamond HEMTs is assumed to be the origin of their
 18 lower NDC. Also notable is that the electrical properties of the on-diamond heterostructures
 19 agree with those of the on-Si heterostructures. These features show that the process for
 20 transferring heterostructures onto diamond does not have negative impacts on the
 21 characteristics of nitride devices fabricated after they have been transferred.

22 In summary, we transferred 8- μm -thick AlGaIn/GaN heterostructures onto CVD-diamond
 23 and successfully fabricated HEMTs by applying the conventional device process steps after
 24 the transfer. No exfoliation of the heterostructure occurred, although the bonding interface
 25 experienced 800 °C annealing to form ohmic contacts. We also observed a smaller R_{TH} in
 26 the on-diamond devices ($\times 0.35$ of that in on-Si devices), which was assumed to be the origin
 27 of 0.75-times smaller NDC of on-diamond HEMTs although its peak I_D was 1.2 times larger
 28 than that of on-Si HEMTs. These results imply that the bonding-first approach is applicable
 29 for fabricating low- R_{TH} nitride devices and integrated circuits made of thick heterostructures.

30

31 Acknowledgment

32 This research was supported by the Adaptable and Seamless Technology Transfer Program
 33 through Target-Driven R&D (A-STEP) from Japan Science and Technology Agency (JST)
 34 Grant Number JPMJTM20Q7. The fabrication and SEM observation of the samples were

1 performed at the Oarai Center and at the Laboratory of Alpha-Ray Emitters in IMR under
2 the Inter-University Cooperative Research in IMR of Tohoku University (202012-IRKMA-
3 0046).

4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37

1 References

- 2 1) U. K. Mishra, P. Parikh, and Y. F. Wu, Proceedings of the IEEE **90**, 1022 (2002).
3 2) N. Keshmiri, D. Wang, B. Agrawal, R. Hou and A. Emadi, IEEE Access **8**, 70553 (2020).
4 3) K. J. Chen, O. Häberlen, A. Lidow, C. I. Tsai, T. Ueda, Y. Uemoto, and Y. Wu, IEEE Trans.
5 Electron Devices **64**, 779 (2017).
6 4) B. Rowena, S. L. Selvaraj and T. Egawa, IEEE Electron Device Lett. **32**, 1534 (2011).
7 5) S. Lawrence Selvaraj, T. Suzue and T. Egawa, IEEE Electron Device Lett. **30**, 587 (2009).
8 6) M. Kuball, J. M. Hayes, M. J. Uren, T. Martin, J. C. H. Birbeck, R. S. Balmer, and B. T.
9 Hughes, IEEE Electron Device Lett. **23**, 7 (2002).
10 7) N. Shigekawa, K. Onodera, and K. Shiojima, Jpn. J. Appl.Phys. **42**, 2245 (2003).
11 8) R. Gaska, A. Osinsky, J. W. Yang, and M. S. Shur, IEEE Electron Device Lett. **19**, 89 (1998).
12 9) J.W. Pomeroy, M.J. Uren, B. Lambert, M. Kuball, Microelectronics Reliability **55**, 2505
13 (2015).
14 10) K. Hirama, M. Kasu, and Y. Taniyasu, “IEEE Electron Device Lett. **33**, 513 (2012).
15 11) J. W. Pomeroy, M. Bernardoni, D. C. Dumka, D. M. Fanning, and M. Kuball, Appl. Phys.
16 Lett. **104**, 083513 (2014).
17 12) M. J. Tadjer, T. J. Anderson, M. G. Ancona, P. E. Raad, P. Komarov, T. Y. Bai, J. C.
18 Gallagher, A. D. Koehler, M. S. Goorsky, D. A. Francis, K. D. Hobart, and F. J. Kub, IEEE
19 Electron Device Lett. **40**, 881 (2019).
20 13) H. Sun, R. B. Simon, J. W. Pomeroy, D. Francis, F. Faili, D. J. Twitchen, and M. Kuball,
21 Appl. Phys. Lett. **106**, 111906 (2015).
22 14) Y. Zhou, R. Ramaneti, J. Anaya, S. Korneychuk, J. Derluyn, H. Sun, J. Pomeroy, J.
23 Verbeeck, K. Haenen, and M. Kuball, Appl. Phys. Lett. **111**, 041901 (2017).
24 15) Z. Cheng, F. Mu, L. Yates, T. Suga, and S. Graham, ACS Appl. Mater. Interfaces **12**, 8376
25 (2020).
26 16) P. C. Chao, K. Chu, C. Creamer, J. Diaz, T. Yurovchak, M. Shur, R. Kallaher, C. McGray,
27 G. D. Via, and J. D. Blevins, IEEE Trans. Electron Devices **62**, 3658 (2015).
28 17) K. K. Chu, T. Yurovchak, P. C. Chao and C. T. Creamer, 2013 IEEE CSICS,1 (2013).
29 18) Y. Minoura, T. Ohki, N. Okamoto, A. Yamada, K. Makiyama, J. Kotani, S. Ozaki, M. Sato,
30 and N. Nakamura, Jpn. J. Appl. Phys. **59**, SGGD03 (2020).
31 19) M. Trejo, G. H. Jessen, K. D. Chabak, J. K. Gillespie, A. Crespo, M. Kossler, V. Trimble,
32 D. Langley, E. R. Heller, B. Claflin, D. E. Walker, B. Poling, R. Gilbert, G. D. Via, J.
33 Hoelscher, J. Roussos, F. Ejeckam, and J. Zimmer, Phys. Status Solidi A **208**, 439 (2011).
34 20) O. Nakatsuka, H. Kitada, Y. Kim, Y. Mizushima, T. Nakamura, T. Ohba, and S. Zaima, Jpn.
35 J. Appl. Phys. **50**, 05ED03 (2011).
36 21) D. Francis, F. Faili, D. Babić, F. Ejeckam, A Nurmikko, H. Maris, Diam. Relat. Mater. **19**,
37 229 (2010).
38 22) J. Liang, A. Kobayashi, Y. Shimizu, Y. Ohno, S.-W. Kim, K. Koyama, M. Kasu, Y. Nagai,
39 and N. Shigekawa, Adv. Mater. **33**, 2104564 (2021).
40 23) A. Bose, D. Biswas, S. Hishiki, S. Ouchi, K. Kitahara, K. Kawamura, and A. Wakejima,
41 IEEE Electron Device Lett. **41**, 1480 (2020).
42 24) R. Kagawa, K. Kawamura, Y. Sakaida, S. Ouchi, H. Uratani, Y. Shimizu, Y. Ohno, Y. Nagai,
43 N. Shigekawa, and J. Liang, 2021 7th International Workshop on Low Temperature
44 Bonding for 3D Integration (LTB-3D), 15 (2021).
45 25) O. Ambacher, J. Smart, J. R. Shealy, N. G. Weimann, K. Chu, M. Murphy, W. J. Schaff, L.
46 F. Eastman, R. Dimitrov, L. Wittmer, M. Stutzmann, W. Rieger, and J. Hilsenbeck, J. Appl.
47 Phys. **85**, 3222 (1999).
48 26) Y.P. Varshni, Physica **34**, 149 (1967).
49 27) B. Monemar, Phys. Rev. B, **10**, 676 (1974).
50 28) F. Bertoluzza, N. Delmonte, and R. Menozzi, Microelectron. Reliab. **49**, 468 (2009).
51 29) L. Lv, X. H. Ma, J. C. Zhang, Z. Bi, L. Y. Liu, H. S. Shan, and Y. Hao, IEEE Trans Nucl
52 Sci. **62**, 300 (2015).
53 30) Z. C. Feng, M. Schurman, R. A. Stall, M. Pavlosky, and A. Whitley, Appl. Opt. **36**, 2917
54 (1997).

Figure Captions

Fig. 1. Process steps for fabricating on-diamond HEMTs.

Fig. 2. Top views of (a) as-bonded handle substrate/nitride/3C-SiC/diamond junction, (b) junction after removal of handle substrate, and (c) fabricated on-diamond HEMTs. (d) Cross sectional SEM image of on-diamond HEMTs.

Fig. 3. I_D - V_{DS} characteristics of (a) on-diamond and (b) on-Si HEMTs with $L_G = 5 \mu\text{m}$, $L_{SG} = L_{GD} = 5 \mu\text{m}$, and $W_G = 150 \mu\text{m}$ for V_{GS} varied between -4 and 3 V in 1-V steps.

Fig. 4. Relationships between temperature rise and dissipated power density in on-diamond and on-Si TLM devices. Results of measurements based on μ -PL and μ -Raman spectroscopies are compared with those of FEM analysis.

Fig. 5. (a) Spatial variations of temperature on surfaces of on-diamond and on-Si HEMTs for P_{diss} of 2, 4, and 6 W/mm. (b) Relationships between temperature rise at the gate edge in the gate-to-drain separation and P_{diss} for the respective HEMTs. The two lines are eye guides. (c) Relationships between drain current normalized by I_D at P_{diss} of 2 W/mm and the temperature at the gate edge in the gate-to-drain separation for the respective HEMTs.

Table I. Material parameters.

Material parameters	HEMT on Si		HEMT on diamond	
	Average	SD	Average	SD
R_{sh} (Ω/sq)	397	7	406	3
R_c (Ωmm)	2.7	0.1	1.6	0.1
N_s ($10^{13}/cm^2$)	0.89	0.06	0.86	0.02
μ (cm^2/Vs)	1760	20	1780	30




Fig. 1. Process steps for fabricating on-diamond HEMTs.




Fig. 2. Top views of (a) as-bonded handle substrate/nitride/3C-SiC/diamond junction, (b) junction after removal of handle substrate, and (c) fabricated on-diamond HEMTs. (d) Cross sectional SEM image of on-diamond HEMTs.




Fig. 3. I_D - V_{DS} characteristics of (a) on-diamond and (b) on-Si HEMTs with $L_G = 5 \mu\text{m}$, $L_{SG} = L_{GD} = 5 \mu\text{m}$, and $W_G = 150 \mu\text{m}$ for V_{GS} varied between -4 and 3 V in 1-V steps.




Fig. 4. Relationships between temperature rise and P_{diss} in on-diamond and on-Si TLM devices. Results of measurements based on μ -PL and μ -Raman spectroscopies are compared with those of FEM analysis.




Fig. 5. (a) Spatial variations of temperature on surfaces of on-diamond and on-Si HEMTs for P_{diss} of 2, 4, and 6 W/mm. (b) Relationships between temperature rise at the gate edge in the gate-to-drain separation and P_{diss} for the respective HEMTs. The two lines are eye guides. (c) Relationships between drain current normalized by I_D at P_{diss} of 2 W/mm and the temperature at the gate edge in the gate-to-drain separation for the respective HEMTs.